

L Number	Hits	Search Text	DB	Time stamp
1	149	(438/350).CCLS.	USPAT; US-PGPUB	2002/07/31 17:09
2	1554	"internal base" or "external base"	USPAT; US-PGPUB	2002/07/31 17:10
4	54052	438/\$.ccls.	USPAT; US-PGPUB	2002/07/31 18:18
5	204	("internal base" or "external base") and 438/\$.ccls.	USPAT; US-PGPUB	2002/07/31 17:10
3	13	((438/350).CCLS.) and ("internal base" or "external base")	USPAT; US-PGPUB	2002/07/31 17:25
6	246	buie	USPAT; US-PGPUB	2002/07/31 17:25
7	49683	triple	USPAT; US-PGPUB	2002/07/31 17:25
8	10	buie and triple	USPAT; US-PGPUB	2002/07/31 17:26
9	143526	internal with external	USPAT; US-PGPUB	2002/07/31 18:18
10	54002	bipolar	USPAT; US-PGPUB	2002/07/31 18:19
11	3939	(internal with external) and bipolar	USPAT; US-PGPUB	2002/07/31 18:19
12	4260	(internal with external) with base	USPAT; US-PGPUB	2002/07/31 18:19
13	164	((internal with external) and bipolar) and ((internal with external) with base)	USPAT; US-PGPUB	2002/07/31 18:19
14	315948	@ad>19990812 or @rlad>19990812	USPAT; US-PGPUB	2002/07/31 18:20
15	150	((((internal with external) and bipolar) and ((internal with external) with base)) not (@ad>19990812 or @rlad>19990812)	USPAT; US-PGPUB	2002/07/31 18:21
16	515738	concentration	USPAT; US-PGPUB	2002/07/31 18:21
17	25	concentration with ((internal with external) with base)	USPAT; US-PGPUB	2002/07/31 18:21
18	24	(concentration with ((internal with external) with base)) not (@ad>19990812 or @rlad>19990812)	USPAT; US-PGPUB	2002/07/31 18:22

external/internal
intrinsic/extrinsic


~ base (with) Jarroun & Quiller

L Number	Hits	Search Text	DB	Time stamp
1	149	(438/350).CCLS.	USPAT; US-PGPUB	2002/07/31 17:09
2	1554	"internal base" or "external base"	USPAT; US-PGPUB	2002/07/31 17:10
4	54052	438/\$.ccls.	USPAT; US-PGPUB	2002/07/31 17:10
5	204	("internal base" or "external base") and 438/\$.ccls.	USPAT; US-PGPUB	2002/07/31 17:10
3	13	((438/350).CCLS.) and ("internal base" or "external base")	USPAT; US-PGPUB	2002/07/31 17:25
6	246	buie	USPAT; US-PGPUB	2002/07/31 17:25
7	49683	triple	USPAT; US-PGPUB	2002/07/31 17:25
8	10	buie and triple	USPAT; US-PGPUB	2002/07/31 17:26



U.S. Patent Jan. 2, 1996 Sheet 2 of 9 5,480,816

FIG. 2



U.S. Patent Oct. 28, 1996 Sheet 2 of 10 5,569,611

Fig. 3 PRIOR ART





Fig. 15









PATENTED OCT 10 1972

3,697,827

SHEET 2 OF 3



INVENTOR
EDWARD SIMON
BY *William J. Schaefer*
ATTORNEYS





PATENTED MAY 27 1975

SHEET

4

3,885,994




Fig. 13



Fig. 14



Fig. 15




Fig. 16



Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21



Fig. 22




Fig. 23




Fig. 24




Fig. 25



PATENTED MAY 27 1975

3885

3

3,885,994



Fig. 9



Fig. 10



Fig. 11



Fig. 12

United States Patent of Michel et al.

4,111,720
Sep. 8, 1978

METHOD FOR FORMING A NON-SPATIAL BIPOLAR INTEGRATED CIRCUIT

Inventors: **Alvin R. Michel, Olathe, Robert O. Schwab, Hopewell Junction, James F. Kistler, Putnam Valley, et al.** of N.Y.

Assignee: **International Business Machines Corporation, Armonk, N.Y.**

Appl. No.: 798,368

Filed: Mar. 21, 1977

Int. Cl. **G01L 21/04, H01L 21/22**

U.S. Cl. **356/18, 357/90, 357/91**

Field of Search: **356/18, 357/90, 357/91**

References Cited

U.S. PATENT DOCUMENTS

3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18
3,281,624	10/1966	McCabe	356/18

OTHER PUBLICATIONS

Engler et al., "Self-Isolating Bipolar Collector ... Transistor", IBM Tech. Bul. Div. 14, (1971) 1635.
J. M. Smith, "Integrated S and diode ... Structures ... by Ion Implantation", IBM Tech. Bul. Div. 14, (1971) 1635.
J. M. Smith et al., "Preventing Inversion ... Large Scale ... Devices", IBM Tech. Bul. Div. 14, (1971) 1635.

1. Title: "Improved Triple Diffusion Mask Device: LCA YET" Electronics, Aug. 1975, 101.
Engler et al., "... High Efficiency Ion Implantation ... for Patterned Collector", IBM J. of R. & D., 14 (1971), 492.

Primary Examiner—S. Dean
Assistant Examiner—Gordon Roy
Attorney Agent—Messrs. J. E. Kirk

ABSTRACT

A method for forming a non-spatial bipolar integrated circuit comprising first forming in a silicon substrate of one-type of conductivity, scattered silicon dioxide regions extending into the substrate and heavily embedding at least one silicon substrate region of said one-type conductivity. Then, forming by ion implantation the first region of opposite-type conductivity which is fully enclosed laterally by said scattered silicon dioxide. This region is formed by directing a beam of ions of opposite-type conductivity impinging at said scattered silicon region at such energy and dosage levels that the opposite conductivity-type impurity introduced from the substrate in said region will have a concentration peak at a point below the surface of this first region. Then, a region of said one-type conductivity is formed which extends from the surface into said first opposite-type conductivity region to a point between said concentration peak and said surface. Next, a second region of said opposite-type conductivity is formed which extends from the surface part way into said region of one-type conductivity.

Preferably, the ion beam energy level is at least one MeV, and said concentration peak is at least one micron below the surface. It is further preferable that the energy and dosage levels of the beam of ions are selected so that the opposite-type conductivity impurity has a more gradual distribution gradient between the peak and the surface than between the peak and the junction of the first region with the substrate.

13 Claims, 4 Drawing Figures




FIG. 1A




FIG. 1B






FIG. 1C



EAST- Browser - L18: (24) 17 not 14 | US 5986327 A | Tag: S | Doc: 2/24 (SORTED) | Format : KWIC

File Edit View Tools Window Help

US-PAT-NO: 5986327

DOCUMENT-IDENTIFIER: US 5986327 A


TITLE: Bipolar type diode

----- KWIC -----

In the diode shown in FIG. 7, an emitter region 5 and base region 4 are formed over a silicon semiconductor substrate 1, the concentrations of the emitter and base regions having the same level as those in FIG. 1 but, here, an internal base region 16 and external base region 17 are formed over the substrate, an aspect which is different from that shown in FIG. 1. Further, a phosphorus (P) of about 10^{20} /cm^3 is diffused to provide a collector contact 18. The internal base region 16 has a junction depth X_j of 0.5 to 0.6 μm and concentration of 10^{17} /cm^3 and the external base region 17 has a junction depth X_j of 0.7 to 0.8 μm and concentration of 10^{18} /cm^3 .


FIG. 14 is a cross-sectional view showing a major section of a bipolar IC device incorporating the aforementioned zener diode therein. Island areas are formed in an N type epitaxial layer 30a of a P type polysilicon semiconductor substrate 20 in a manner to be isolated by P type isolation areas 21. An NPN


Details Text Image HTML KWIC





Subsequently, as shown in FIG. 8(b), an opening 106a is bored on the upper portion over the N.sup.+ -type buried region 102 out of the oxide film 106. Through this opening 106a .sup.11 B ions (designated by Reference Numeral 107) are implanted to form a P.sup.- -type (a low impurity concentration P-type) active base 108. Then as shown in FIG. 8(c), on the surface of the substrate, a resist 110 is applied, followed by performing photolithography to bore an opening 110a in a region corresponding to the periphery of the active base 108 out of the resist 110. Through this opening 110a .sup.11 B ions are implanted to form a P.sup.+ -type (a high impurity concentration P-type) external base 111 on the periphery of the active base 108 (incidentally out of the active base 108 a portion where P.sup.- type remains is referred to as an "internal base"). After removing the resist 110, as shown in FIG. 9(a), an oxide film 112 is formed on the opening 106a. Then as shown in FIG. 9(b), on a portion corresponding to a portion above the internal base 108a an opening 112a is bored followed by ion implanting As ions to form an N.sup.+ -type emitter region 114 on the surface of the internal base 108a. After this step, as shown in FIG. 9(c), an oxide film 115 is provided on the entire surface. With a known method a collector electrode 116, a base electrode 117 and an emitter electrode 118 are then formed.


This vertical NPN transistor can have a favorable ohmic contact with the base electrode 117 on the high impurity concentration (p.sup.+) external base 111 while controlling the current amplification rate hFE at the low concentration (n.sup.-) internal base 108a.














FIG. 2 (PRIOR ART)